Similar Tracks
Experiment: Design the value of capacitance to improve the power factor in a three phase circuit
EEE, SJBIT
Experiment 8: Verification of ABCD parameter and condition of symmetry of a given two port network.
EEE, SJBIT